Verilog / VHDL Jobs

Verilog is a description language used in the field of semiconductor and electronic design. It is also used in analog and mixed-signal circuits. VHDL is a hardware description language used in electronic design automation and integrated circuits. If your business is working with Verilog / VHDL then you can use some freelancer help to ease the workload. Post your Verilog/VHDL job today to connect with such freelancers. Contratar a Verilog / VHDL Designers

Filtro

Mis búsquedas recientes
Filtrar por:
Presupuesto
a
a
a
Tipo
Habilidades
Idiomas
    Estado del trabajo
    43 trabajados encontrados, precios en USD
    $83 Oferta promedio
    8 ofertas
    SRAM PROJECT VLSI 6 días left

    Implement your design using Magic VLSI layout tool to generate your project layout Test your design using irsim to simulate your project. Reqired Magic VLSI tool is running on ubuntu OS

    $103 (Avg Bid)
    $103 Oferta promedio
    3 ofertas

    I want to read and write 180 values in B-RAM , VIVADO using VHDL coding ,Will provide reference code

    $8 - $20
    $8 - $20
    0 ofertas

    I need help with my project. You must be good at RISC-V and Verilog. The project is related to Cache. Please check the file

    $30 (Avg Bid)
    $30 Oferta promedio
    1 ofertas

    i need help in Implement MIPS processor pipeline and instruction and data caches, using VHDL. i will provide more details in the chat.

    $50 - $51
    $50 - $51
    0 ofertas

    hi everyone, I need a fractal image compression code (for a 128*128 image) implemented on a DE2 cyclone II in the M4K memory which has 105 blocks.

    $143 (Avg Bid)
    $143 Oferta promedio
    3 ofertas

    Design an 8-bit Addressable Latch with built in 1 of 8 Decode. The circuit is composed of three stages, the decoder, latch system and a buffer output.

    $148 (Avg Bid)
    $148 Oferta promedio
    6 ofertas
    Verilog code simulation 5 días left
    VERIFICADO

    I have a project about ALU, logic unit with muxes

    $28 (Avg Bid)
    $28 Oferta promedio
    7 ofertas
    Logic design 5 días left

    obtain the minimal expression from the given truth table and design the logic circuit from the simplified expression

    $13 (Avg Bid)
    $13 Oferta promedio
    16 ofertas

    need to connect IR thermometer sensor to display

    $131 (Avg Bid)
    $131 Oferta promedio
    22 ofertas

    project consists in a virtual analog music synthesizer running on Myr z-turn board, i need a developer for finishing this project and future ones.

    $34 / hr (Avg Bid)
    $34 / hr Oferta promedio
    8 ofertas
    Matlab Expert required 5 días left
    VERIFICADO

    More details will be shared via chat

    $16 (Avg Bid)
    $16 Oferta promedio
    10 ofertas
    Verilog/VHDL 4 días left
    VERIFICADO

    I need a person who can do verilog

    $20 / hr (Avg Bid)
    $20 / hr Oferta promedio
    5 ofertas

    Implement the video codec work flow which is simulated in the vivado on the Zync board

    $493 (Avg Bid)
    $493 Oferta promedio
    2 ofertas
    SRAM vlsi design -- 2 4 días left
    VERIFICADO

    Implement an SRAM circuit that has a 32 bytes with its associated decoder and multiplexer. The SRAM memory must have the following properties: 1- Addresses are from 0x8000 to 0x801F. 2- You can read and write one byte at a time. 3- The are special output signals that are required. They are listed in the table below.

    $7 - $70
    Sellado
    $7 - $70
    2 ofertas
    SRAM vlsi design 4 días left
    VERIFICADO

    Implement an SRAM circuit that has a 32 bytes with its associated decoder and multiplexer. The SRAM memory must have the following properties: 1- Addresses are from 0x8000 to 0x801F. 2- You can read and write one byte at a time. 3- The are special output signals that are required. They are listed in the table below.

    $7 - $71
    Sellado
    $7 - $71
    3 ofertas
    FPGA4student 4 días left
    VERIFICADO

    This VHDL project is to design and implement noise filtering, metastabiliy and synchronization of given signals

    $255 (Avg Bid)
    $255 Oferta promedio
    4 ofertas

    Implement an interpreter for the language which i created & the sample programs are all in the programming language which i have invented, and run with the interpreter

    $148 (Avg Bid)
    $148 Oferta promedio
    8 ofertas

    I want program code and testbench for Dc motor pwm by vhdl and using fpga Model of fpga kit ( DE10-Lite) and I hope all of these including in the report also simulation in one report

    $57 (Avg Bid)
    $57 Oferta promedio
    6 ofertas
    vhdl encoder 4 días left
    VERIFICADO

    I am looking for a real-time A-law/U-law encoder written in VHDL for implementing in a Lattice XP2 FPGA. The input to the encoder will be 16 bit PCM16, the output will be 8 bit a-law/U-law. The PCM16input will comprise of 24 channels. The CODEC will have 1 16 bit input. The 2k channels will be fed into the codec sequentially in blocks of 32 16bit samples. The CODEC shall handle a total of 10 Megasamples/second in real time. Each block of 32 16bit PCM data will be accompanied with a 4 bit channel number 0-23. The 8 bit companded output should have an extra 4 bit output that will hold the channel address that corresponds to the PCM channels from which it was created. The target FGA is a Lattice XP2-8 but the code will be demonstrated in the Lattice XP5 eval board as attached.

    $2125 (Avg Bid)
    $2125 Oferta promedio
    2 ofertas

    Making a Blinking LED Project using IC PCF7926ATT/C1AC07J : 1- Source code for this Blink Circuit 2- The IDE that used to making the Source code 3- The programmer Tools that using to Debug the Code 4- If there're Libraries For the Microcontroller PCF7926ATT/C1AC07J

    $216 (Avg Bid)
    $216 Oferta promedio
    6 ofertas
    Quartus II / VHDL Coding 4 días left
    VERIFICADO

    I am looking for an expert to do coding in VHDL language and then do simulation in Quartus II. I will share work details in chat

    $147 (Avg Bid)
    $147 Oferta promedio
    3 ofertas

    Port design from Max10 FPGA to Lattice LFE5U part

    $3736 (Avg Bid)
    Acuerdo de Confidencialidad
    $3736 Oferta promedio
    6 ofertas
    Simple FSM using verilog 4 días left
    VERIFICADO

    Implement a FSM to detect a sequence of “101”. (Ex: 10101: will be detected as two “101”; 101101: will be detected as two “101”) • The input sequence is set by using the 16 switches. • Reset and read sequence are enabled by the push buttons. • Output, status, and current sequence position are displayed on the 7-Segment[3:0].

    $32 (Avg Bid)
    $32 Oferta promedio
    6 ofertas

    Hello, I need design video transivver use de2-115 FPGA use SystemVerilog, ethernet and usb camera Rettru Mini HD 1080P. Video must be encrypted aes-256. De2-115 need recive command over ethernet for start/stop with host verification.

    $750 - $1500
    $750 - $1500
    0 ofertas
    Design an ALU Using Verilog 2 días left
    VERIFICADO

    Top cell : alu I/O: bit 15 is the most significant bit. INPUTS: A(15:0) , B(15:0) , alu_code(4:0) ; OUTPUTS: C(15:0) overflow TOP MODULE: 16-bit Adder Module PRIMARY SIGNALS: BUS inputs/outputs and additional signals BUS signals: bit 15 is the most significant bit. All bus signals are named with upper case letters INPUTS: A[15:0], B[15:0],CODE[2:0] OUTPUTS: C[15:0] The budget has limit of $80 More details in Chat!

    $88 (Avg Bid)
    $88 Oferta promedio
    18 ofertas

    I would like a FPGA miner for Equihash 125,4

    $1212 (Avg Bid)
    $1212 Oferta promedio
    4 ofertas

    looking support for the verilog program and MIPS urgently . this tasks to be tested in vivado software . here i am attaching the detailed information for the tasks to be done and the supporting binaries which requires for the codes

    $64 (Avg Bid)
    $64 Oferta promedio
    3 ofertas

    I want a code for 12/24 hr clock implementation in VHDLon basys 3 board

    $27 (Avg Bid)
    $27 Oferta promedio
    5 ofertas

    I have some tasks related to computer architecture. I want someone who is an expert in VHDL.

    $10 / hr (Avg Bid)
    $10 / hr Oferta promedio
    2 ofertas

    Program microcontrollers and provide code for cloning and or copy process etc.

    $1023 (Avg Bid)
    $1023 Oferta promedio
    13 ofertas

    Hi Looking for person who can support work from office or concern that can contract people to work for projects ( test bench development/ requirements writing / development and implementation tests/ simulation/ function coverage ) UVM / SYSTEM VERILOG must.

    $9 / hr (Avg Bid)
    $9 / hr Oferta promedio
    4 ofertas
    MIPS programming expert needed 1 día left
    VERIFICADO

    MIPS programming expert needed

    $18 (Avg Bid)
    $18 Oferta promedio
    2 ofertas

    I have a project on mips and LEGv8 and need help

    $27 (Avg Bid)
    $27 Oferta promedio
    2 ofertas

    The EE 272 Simple Neural Evaluation engine takes weights for a neural network, and applies them to input data. The design is flexible, and assumes very little about the neural network. This design assumes all data is contiguous and all weights are processed. The design assumes the input data is 24 bits per sample in 2’s complement form. For math reasons, the input number are commonly scaled to be between -1 and +1. This implies the data is actually 8.24 binary fixed point. This scaling is important when processing weights. The weights are assumed to be in 8.24 form. (32 bits fixed binary point) The neural network can have up to 4096 inputs per layer, and this adds 12 additional bits to the sum. There can be up to 4096 nodes per layer. The input data is mapped to 8.24 before operation...

    $176 (Avg Bid)
    $176 Oferta promedio
    3 ofertas

    The EE 272 Simple Neural Evaluation engine takes weights for a neural network, and applies them to input data. The design is flexible and assumes very little about the neural network. This design assumes all data is contiguous and all weights are processed. The design assumes the input data is 24 bits per sample in 2’s complement form. For math reasons, the input number are commonly scaled to be between -1 and +1. This implies the data is actually 8.24 binary fixed point. This scaling is important when processing weights. The weights are assumed to be in 8.24 form. (32 bits fixed binary point) The neural network can have up to 4096 inputs per layer, and this adds 12 additional bits to the sum. There can be up to 4096 nodes per layer. The input data is mapped to 8.24 before operation...

    $30 (Avg Bid)
    $30 Oferta promedio
    1 ofertas

    Need someone who is experts in MIPS

    $20 (Avg Bid)
    $20 Oferta promedio
    1 ofertas
    verilog coding using ModelSim 6 horas left
    VERIFICADO

    looking for some help with my verilog coding project using ModelSim. please bid if you can

    $35 - $47
    Sellado
    $35 - $47
    7 ofertas

    MIPS instructions and simple Assembly

    $10 - $30
    Sellado
    $10 - $30
    3 ofertas

    I need this mini project in VHDL with all displayed on display. YouTube link is there for calculator help to understand. According to that program it.

    $128 (Avg Bid)
    $128 Oferta promedio
    3 ofertas

    waste segregation conveyor with metal detector and moisture sensor simulation using proteus

    $14 (Avg Bid)
    $14 Oferta promedio
    3 ofertas

    Need someone good expert in computer architecture In this project, you will be implementing a pipelined MIPS processor datapath with the following features: 1) FDEMW 5-stage pipeline with branch resolution in D. Non-memory hazard detection in D. a) 2-cycle pipelined multiplication unit spanning E and M stages: Reads inputs in E, produces outputs in M (available in W)

    $8 - $20
    $8 - $20
    0 ofertas