Verilog / VHDL Jobs

Verilog is a description language used in the field of semiconductor and electronic design. It is also used in analog and mixed-signal circuits. VHDL is a hardware description language used in electronic design automation and integrated circuits. If your business is working with Verilog / VHDL then you can use some freelancer help to ease the workload. Post your Verilog/VHDL job today to connect with such freelancers. Contratar a Verilog / VHDL Designers

Filtro

Mis búsquedas recientes
Filtrar por:
Presupuesto
a
a
a
Tipo
Habilidades
Idiomas
    Estado del trabajo
    18 trabajados encontrados, precios en USD
    Diseño FPGAs en VHDL 1 día left
    VERIFICADO

    Proyecto enfocado al diseño VHDL sobre FPGAS. Desarrollo de código y de bancos de pruebas, verificación del funcionamiento y resolución de algunas cuestiones. Tiene que estar terminado para el día 17 de diciembre. Se adjunta toda la descripción de lo que hay que hacer, así como unas plantillas para las soluciones y algunos bancos de pruebas.

    $33 (Avg Bid)
    $33 Oferta Promedio
    1 ofertas
    Trophy icon VHDL Design 18 horas left

    Concurso enfocado al diseño VHDL sobre FPGAS. Desarrollo de código y de bancos de pruebas, verificación del funcionamiento y resolución de algunas cuestiones. El concurso comienza hoy y termina en 7 días. Los participantes tienen una semana para avanzar todo lo que puedan. El participante ganador dispondrá de 10 días más para finalizar ...

    $34 (Avg Bid)
    $34
    1 participaciones

    The parking system has 4 levels, level 1 for admins and disabled, level 2 for staff and disabled, level 3 for visitors and disabled, level 4 for visitors.. we two gates in each level (the gate is a pair of IR sensor) , one gate for entrance and the other for exit.. moreover we have camera and monitor near the entrance gate of level 1 , the camera detects the type of car that entering the parking a...

    $116 (Avg Bid)
    $116 Oferta Promedio
    1 ofertas

    VHDL implemented in altera de2 board

    $500 (Avg Bid)
    $500 Oferta Promedio
    1 ofertas

    Our group wants to implement a game using altera de2 cyclone ii board. Please see the attached file for the details of the game to be implemented.

    $10 (Avg Bid)
    $10 Oferta Promedio
    1 ofertas

    A very simple processor is designed, need to write vhdl codes(few components already written) for it and implement the microprogrammed Control unit.

    $25 (Avg Bid)
    $25 Oferta Promedio
    4 ofertas
    FPGA, VDHL coding 6 días left
    VERIFICADO

    Please contact me if you expert In FPGA, VDHL coding

    $168 (Avg Bid)
    $168 Oferta Promedio
    9 ofertas

    The parking system has 4 levels, level 1 for admins and disabled, level 2 for staff and disabled, level 3 for visitors and disabled, level 4 for visitors.. we two gates in each level (the gate is a pair of IR sensor) , one gate for entrance and the other for exit.. moreover we have camera and monitor near the entrance gate of level 1 , the camera detects the type of car that entering the parking a...

    $89 (Avg Bid)
    $89 Oferta Promedio
    5 ofertas

    The project has a few basic functions. 1. maintain a specific temperature 2. fire a signal to a solenoid valve in particular (adjustable) intervals. other basic functions like on off etc

    $188 (Avg Bid)
    $188 Oferta Promedio
    37 ofertas

    Verilog simulation of two action-reaction processes

    $31 (Avg Bid)
    $31 Oferta Promedio
    3 ofertas

    The parking system has 4 levels, level 1 for admins and disabled, level 2 for staff and disabled, level 3 for visitors and disabled, level 4 for visitors.. we two gates in each level (the gate is a pair of IR sensor) , one gate for entrance and the other for exit.. moreover we have camera and monitor near the entrance gate of level 1 , the camera detects the type of car that entering the parking a...

    $154 (Avg Bid)
    $154 Oferta Promedio
    7 ofertas

    Design adc data decoding module. (vivado 2018.2) Input: FCLK,DCLK,DATA_0~DATA_15.(all input signals are LVDS) Output: CLKOUT, DOUT_0 [15:0] ~ DOUT_31 [15:0]. One data path contains two adc signals. The two adc signals are distinguished by FCLK level. I need to decode the adc data into 16-bit wide data and output a total of 32 channels of adc data. The input waveform is shown in the figure. The dif...

    $214 (Avg Bid)
    $214 Oferta Promedio
    7 ofertas

    Vhdl is needed

    $26 (Avg Bid)
    $26 Oferta Promedio
    5 ofertas

    Need help program FPGA to communicate with TI7200 through SPI, and generate 300 and 100 Hz sine waves to drive two electric coils,

    $508 (Avg Bid)
    $508 Oferta Promedio
    14 ofertas

    Use a Verilog and Do exactly what is on the paper and hand me a report with codes, synthesized diagrams, and a description comparing the different state assignments

    $23 (Avg Bid)
    $23 Oferta Promedio
    6 ofertas
    VHDL questions 21 horas left

    I have some VHDL questions which I nedd to be solved .

    $18 (Avg Bid)
    $18 Oferta Promedio
    6 ofertas
    FPGA Designing 18 horas left

    Hello, I need FPGA designing expert. I have complete details of the project. Place your bids, i will share the details with the best bidder. Thank you in advance

    $53 (Avg Bid)
    $53 Oferta Promedio
    15 ofertas